A 5Gbit/s CMOS Clock and Data Recovery Circuit

File Size Format
72862_1.pdf 2035Kb Adobe PDF View
Title A 5Gbit/s CMOS Clock and Data Recovery Circuit
Author Kok-Siang, Tan; Sulainian, Mohd Shahian; Soon-Hwei, Tan; Reaz, Mamun B I; Mohd-Yasin, Faisal
Publication Title 2005 IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC 2005)
Editor H.Wong
Year Published 2005
Publisher IEEE
Peer Reviewed No
Published Yes
Alternative URI http://dx.doi.org/10.1109/EDSSC.2005.1635295
Copyright Statement Copyright 2005 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Publication Type Conference Publications (Full Written Paper - Non-Refereed)

Show full item record

Griffith University copyright notice